Conclusion
Highest area-efficiency achieved with completely uniform channel capacities across the chip
Reason: Circuits tend to have routing demands that are spread uniformly across the chip

Pin placement on logic blocks should match channel capacity distribution

Caveat: Results are specific to THIS CAD flow, e.g., placement and routing algorithms, objectives, etc.